Understanding the RISC-V Extensions for AI - John Simpson, SiFive @RISCVInternational
Understanding the RISC-V Extensions for AI - John Simpson, SiFive @RISCVInternational
Uploaded November 2025 | Updated September 2026, 1 week ago
Understanding the RISC-V Extensions for AI - John Simpson, SiFive

AI requires new compute functions, particularly matrix multiplication. But it is not one size fits all, and different approaches are needed depending on the use case. RISC-V international is in the process of standardizing several new extensions to cover these different uses. Some of these use the existing vector registers, some add matrix state to the processors. This talk will explain the different options and their pros & cons, when the standard is expected to be ratified and some of the considerations when implementing them into different CPUs.
Understanding the RISC-V Extensions for AI - John Simpson, SiFiveInspire Semi at RISC-V Summit NA 2025Porting SIMD to RISC-V VectorsESWIN | Demo Theatre | RISC-V Summit Europe 2026Efficient RISC-V Processor Customization: Minimizing Verification Efforts - Zdeněk Přikryl, CodasipLightning Round | Hosted by Andy Moore | RISC-V InternationalRISC-V Summit Europe 2026 Wrap UpRISC-V Architectural Certification Tests Early Adoption WorkshopThe Secret to Multi Arch Porting Beyonce, put a test on it!Hands-on TinyML Deployment on RISC-V: Building an Optimized Edge AI PipelineAI-Ready RISC-V Using On-Chip Monitoring for Performance & Reliability at Scale - Z. Paz & M. EvansXuantie at embedded world 2026
RISC-V International |

Understanding the RISC-V Extensions for AI - John Simpson, SiFive

SHARE TO X SHARE TO REDDIT SHARE TO FACEBOOK WALLPAPER