SR Latch and Gated SR Latch Explained | SR Latch using NOR gates and NAND gates @ALLABOUTELECTRONICS
SR Latch and Gated SR Latch Explained | SR Latch using NOR gates and NAND gates  @ALLABOUTELECTRONICS
Uploaded June 2022 | Updated September 2026, 3 weeks ago
In this video, the design and working of the SR latch and the Gated SR latch are explained in detail. In the video, the design of the SR Latch using the NOR Gates and NAND Gates is explained, and how this Latch responds to the different input combinations of S and R is also explained in detail.

The following topics are covered during the video:
0:00 Design of Basic Memory Element using Logic Gates
3:30 SR Latch using NOR Gates (Logic Circuit, working and Truth Table)
11:18 SR Latch using NAND Gates (Logic Circuit, working and Truth Table)
16:18 Gated SR Latch
19:14 Gated SR Latch using NAND Gates
23:50 Gated SR Latch Timing Diagram

The link for the other useful videos:

1) Latch and Flip-Flop:
youtu.be/LTtuYeSmJ2g

2) Introduction to Sequential Circuits:
youtu.be/fLN1YOmuAr8

3) Digital Electronics (Playlist)
bit.ly/31gBwMa

SR Latch:

The SR latch has two inputs (SET and RESET) for setting and resetting the 1-bit of information.
And it has two complementary outputs Q and Q'.
When S is 1 and R is 0 then latch Sets the output to logic '1'.
When S is 0 and R is 1 then latch Resets the output to logic '0'.
And when both S and R inputs are 0 then latch retain the currently stored information.
In the active high SR latch, S = 1 and R = 1 input combination is forbidden.

In this video, the SR latch is designed using NOR gates and NAND gates. And the working of the latch is explained for the different input combinations.

Gated SR Latch:

The normal SR latch is transparent, because it immediately responds to the change in input .
But the Gated SR latch has control / enable input. When this enable input is high, then only it becomes transparent to the inputs. In this video, the design of Gated SR latch using the NOR gates and NAND gates is explained.
And its working is explained using the timing diagram.

This video will be helpful to all the students of science and engineering in understanding the Design and working of SR Latch and Gated SR Latch.

#allaboutelectronics
#digitalelectronics
#SRLatch
#RSLatch

Support the channel through membership program:
youtube.com/channel/UCBkOVp1Cqz4MR0LYR8vKpZg/join
--------------------------------------------------------------------------------------------------
Follow my second channel:
youtube.com/channel/UCGA2TO8ylVqFHpucwn_6Jlw

Follow me on Facebook:
facebook.com/ALLABOUTELECRONICS

Follow me on Instagram:
instagram.com/all_about.electronics
--------------------------------------------------------------------------------------------------
Music Credit: bensound.com
SR Latch and Gated SR Latch Explained | SR Latch using NOR gates and NAND gatesPRESET and CLEAR inputs in Flip-Flop | Asynchronous inputs in Flip-FlopApplications of Shift Register | Ring Counter and Johnson Counter, PRBS GeneratorMOSFET- High Gain Differential Amplifier (Cascode Differential Amplifier) ExplainedSOP and POS Form : Non Canonical to Canonical Form Conversion of Boolean ExpressionWhy Zero Ohm Resistors are used in Electronics ?Voltage Shunt Feedback Amplifier Explained | Feedback AmplifierBinary Division Explained (with Examples)D to SR Flip Flop, D to JK Flip-Flop, and D to T Flip-Flop Conversion | Flip-Flop ConversionSolved Problems on CMOS Logic Circuits | Digital ElectronicsHow Schottky Diode is Different from Normal Diode? #allaboutelectronicsHow to Draw a State Transition Diagram? Analysis of Clocked Sequential Circuits
ALL ABOUT ELECTRONICS |

SR Latch and Gated SR Latch Explained | SR Latch using NOR gates and NAND gates

SHARE TO X SHARE TO REDDIT SHARE TO FACEBOOK WALLPAPER