Design a Counter with An Arbitrary Sequence (3/3) @ElectronXLab
Design a Counter with An Arbitrary Sequence (3/3)  @ElectronXLab
Uploaded March 2015 | Updated September 2026, 2 weeks ago
This video is the last of three videos showing how to design a counter with an arbitrary sequence using JK flip flops. The count sequence is 7-3-1-2-5-4-6. Since the sequence requires 7 states, a minimum of 3 bits are required to represent all of the states. For this design 3 JK flip flops will be used.
Part 3 shows how to determine the logic circuit that provides the input to each of the J and K signals of the three JK flip flops
Design a Counter with An Arbitrary Sequence (3/3)AC Analysis: Series/Parallel RLC CircuitElectrical Power in DC Circuits. Practice ProblemsWye-Delta (Tee-Pi) Conversions for Electrical CircuitsA Brief Description of Parity as it Applies to Error DetectionIntegrator Op Amp CircuitCombinational Logic: Design of Parity GeneratorIntroduction to Phasors (Representation of Sinusoidal Signals)Current Divider Equation Explanation in 60 SecondsTarbidians Electronx ChannelA Quick LTspice Tutorial - Charging CapacitorKarnaugh Maps Part 3 - Incompletely Specified Functions (Dont Cares)
ElectronX Lab |

Design a Counter with An Arbitrary Sequence (3/3)

SHARE TO X SHARE TO REDDIT SHARE TO FACEBOOK WALLPAPER