Tuning a U4164A based solution for DDR5 UDIMM debug and analysis @KeysightNetworkDataCenter
Tuning a U4164A based solution for DDR5 UDIMM debug and analysis  @KeysightNetworkDataCenter
Uploaded February 2024 | Updated September 2026, 2 weeks ago
Comprehensive guided tour for tuning of a U4164A logic analyzer solution with a FS2601 DDR5 UDIMM interposer for a DDR5 UDIMM system under test. Using DDR Setup assistant and DDR5 Analysis from B4661A Memory analysis SW. Video uses a DDR5 UDIMM target and solution as an example. Techniques shown in the video are applicable to other DDR5 memory solution

Latest released Software
- Logic and Protocol Analyzer Software: keysight.com/us/en/lib/software-detail/instrument-firmware-software/logic-and-protocol-analyzer-software-64bit-2511828.html
- B4661A Memory Analysis Software for Logic Analyzers:
keysight.com/us/en/lib/software-detail/instrument-firmware-software/b4661a-memory-analysis-software-for-logic-analyzers-2677127.html

00:00 Introduction and Solution Overview
01:12 SW download and installation
01:48 Starting DDR Setup Assistant
04:28 Checking CK, CS#, and CA sample positions
05:40 Finding DQ sample positions (only perform after tuning CK, CS#, and CA)
07:30 Checking DDR Setup Assistant Eye Finder results
10:30 DDR Setup Assistant Final Read and Write scans
12:04 DDR5 analysis using Traffic Overview
13:14 Using full DDR Eye Scans
15:55 Eye Finder relative to Eye Scan
16:20 Eye Scan Overlay mode
17:35 Wrap up
Tuning a U4164A based solution for DDR5 UDIMM debug and analysisHow to Test & Avoid Pitfalls in your USB4 ImplementationFaster Cable Test with the New Keysight HSD Interconnects Test SolutionTest 224 Gbps Optical Tx - OFC 2023ECOC 2024 Booth Tour448Gbps ResearchHow to Measure the Frequency Response of an Optical TransmitterDemonstration of 1.6 TAUI Design ValidationHow to Optimize Hardware Utilization for 400G/800G/1.6T Optical Tx with FlexOTO Software?Keysight’s Universal Signal Processing Architecture (USPA) System OverviewKeysights discussion with Eoptolink at OFC 2024Ensuring Signal Integrity at 3.2T Speeds
Keysight Network & Data Center |

Tuning a U4164A based solution for DDR5 UDIMM debug and analysis

SHARE TO X SHARE TO REDDIT SHARE TO FACEBOOK WALLPAPER