Static Timing Analysis (STA) Quality of Results @efabless_channel

Static Timing Analysis (STA) Quality of Results @efabless_channel

Uploaded August 2023 | Updated September 2026, 51 minutes ago

This video will review the quality of results for the Static Timing Analysis (or STA).

Timing Closure for Open-Source Designs
docs.google.com/document/d/e/2PACX-1vQOpQflufVN2KUF4gdeMognWhHKxHlIC4MdHF178ub2vN_wNxyjy2qOGsNMwF9U2bSE3Wtf8z2x5bQK/pub

efabless.com/getting-started

tutorial, how-to, open source, ASIC, tapeout, Efabless, chipIgnite, sky130

Static Timing Analysis (STA) Quality of Results

chipIgnite from Efabless - Overview

Magic Tutorial 03 Creating a Cell Using Parametrized Devices

Magic Tutorial #1 - Highlight of Magic Features

Layout and Extraction

Chipalooza Workshop #3: Physical Verification

1. Drawing a Basic Inverter Schematic

8-2 Layout of a poly1 resistor with contacts to a resistor using bondpads

4-2 Create new libraries using objects (schematics/layout/icons) from other libraries.

4-4 How to create a new version of a cell

Electric VLSI Video Tutorial 3 by Professor Jake Baker

Setting GPIO Defaults

Static Timing Analysis (STA) Quality of Results