Chipalooza Workshop #3: Physical Verification @efabless_channel
Chipalooza Workshop #3: Physical Verification  @efabless_channel
Uploaded April 2024 | Updated September 2026, 3 hours ago
This workshop will build on the previous "Layout and Extraction" workshop. It will introduce the most popular open source tools for physical verification (mostly DRC and LVS), showing how to use Klayout and Magic for DRC checking, and how to use Netgen for LVS. There will also be a discussion of final requirements for the Chipalooza post-layout design review.

What we cover:
(1) Demonstrate how to run interactive DRC in Magic.
(2) Demonstrate how to run batch DRC using Magic and Klayout, and making use of scripts from IIC-JKU multitools.
(3) Review how to run schematic capture and extraction for LVS, and show how to run LVS using Netgen.
(4) Discuss how to interpret DRC and LVS results, and what to do about DRC and LVS errors.
(5) Discuss various use cases that complicate DRC and LVS.
Chipalooza Workshop #3: Physical Verification1. Drawing a Basic Inverter Schematic8-2 Layout of a poly1 resistor with contacts to a resistor using bondpads4-2 Create new libraries using objects (schematics/layout/icons) from other libraries.4-4 How to create a new version of a cellElectric VLSI Video Tutorial 3 by Professor Jake BakerSetting GPIO DefaultsSilicon Showcase - John Kustin - bandgap referencehello chipignite5-3 Layout of the metal layers and a padQ&A Session on 2nd AI Generated Silicon Design ChallengeMicrochips Are Available to Everyone - EXCEPT .....
Efabless |

Chipalooza Workshop #3: Physical Verification

SHARE TO X SHARE TO REDDIT SHARE TO FACEBOOK WALLPAPER