PCIe 6.0® and CXL 2.0 Protocol @KeysightNetworkDataCenter
PCIe 6.0® and CXL 2.0 Protocol  @KeysightNetworkDataCenter
Uploaded June 2024 | Updated September 2026, 1 week ago
Featuring the new Keysight P5570A PCIe® 6.0 analyzer and Keysight P5573A PCIe® 6.0 exerciser that debugs PCIe 6.0 protocol traffic on a real Gen 6 link using advanced triggers and filters while emulating both root complex and endpoint scenarios.

Discover more: keysight.com/us/en/solutions/high-speed-digital-system-design/peripheral-component-interconnect-express-pcie.html
PCIe 6.0® and CXL 2.0 ProtocolDDR5 Design Simulation & Testing at DesignCon 2022Linear Superposition and Differential S Parameter MeasurementsHow to Trade-off Test Throughput versus Capital Expense with FlexOTO Software?PCIe 7.0 Over Optics DemonstrationSignal Generation and Analysis up to 140 GBaud for Coherent Optical ApplicationsKeysight Booth Tour at ECOC 2023DDR/LPSSR Memory probing solutions using the U4164A Logic AnalyzersLinear Drive Optics and Measurement for 800G and 1.6T - Interview with Eoptolink at OFC 2023EDA Chiplet PHY DesignerPathway to 448 Gbps OpticsBasics of S-Parameter De-embedding
Keysight Network & Data Center |

PCIe 6.0® and CXL 2.0 Protocol

SHARE TO X SHARE TO REDDIT SHARE TO FACEBOOK WALLPAPER