EDA Chiplet PHY Designer @KeysightNetworkDataCenter
EDA Chiplet PHY Designer  @KeysightNetworkDataCenter
Uploaded May 2024 | Updated September 2026, 2 weeks ago
Showcasing the new Keysight chiplet physical layer (PHY) designer, which enables you to model, simulate, and analyze the high-speed channel between two D2D PHY interfaces used for interconnecting two chiplets.

Discover more: keysight.com/us/en/about/newsroom/news-releases/2024/0124-pr24-031-keysight-introduces-chiplet-phy-designer-for-simul.html
EDA Chiplet PHY DesignerPathway to 448 Gbps OpticsBasics of S-Parameter De-embeddingData Center Networking Standards Evolution: Test and Validation Challenges Today and Tomorrow100G Electrical Tx and Rx Conformance Test Solution - OverviewFlexOTO Optical Test Optimization Software for 800G and 1.6T OverviewMultichannel Optical TestKeysight B4661A DDR setup assistant tutorialAI At The EdgeKeysight OFC 2024 booth tourTransmitter Gain Imbalance - Common impairments in coherent transmission systemTest TRX module interoperability - OFC 2023
Keysight Network & Data Center |

EDA Chiplet PHY Designer

SHARE TO X SHARE TO REDDIT SHARE TO FACEBOOK WALLPAPER