High-performance QEMU Instruction and Memory Access Tracing @gamozolabs
High-performance QEMU Instruction and Memory Access Tracing  @gamozolabs
Uploaded May 2022 | Updated September 2026, 1 week ago
Here's a short teaser for a high-performance QEMU introspection library I'm working on. It is about a 20-40% slowdown over stock qemu-user for recording full PC traces as well as memory (addr + val) traces. Super exciting! In this video I'm emulating a MIPS build of `mpv` playing Bad Apple!

This can achieve about 2 x86 cycles per MIPS instruction with full memory and instruction tracing, which was honestly really hard to get. Stay tuned for more info!
High-performance QEMU Instruction and Memory Access TracingBenchmarking RISC-V IL, implementing branch and memory TLBs (Part 2 of 2)AVX512 Convolution Implementation Optimization for Knights LandingCursed lifetimes in RustAllocado: Misc features + More generics for more perf (Part 2)Monarch 10EE Tailstock Rebuilding | Video fixed this time!Atomic Page TablesBecoming #1 WoW Classic Horde healer in the world by optimization and programmingChocolate Milk: E1000 NIC driver (2020/04/18)Structure layout, type confusions and why they are exploitablevanillascoop: Optimization Passes (DCE and Constant Propagation)Allocado: Adding support for TypeId on non-static types
gamozolabs |

High-performance QEMU Instruction and Memory Access Tracing

SHARE TO X SHARE TO REDDIT SHARE TO FACEBOOK WALLPAPER