From Eyewear to Silicon: RISC-V for Low-Power AI in Next-Generation Smart Glasses | Marco Fariselli @RISCVInternational
From Eyewear to Silicon: RISC-V for Low-Power AI in Next-Generation Smart Glasses | Marco Fariselli @RISCVInternational
Uploaded July 2026 | Updated September 2026, 2 weeks ago
At RISC-V Summit Europe

--
Marco Fariselli, Luxottica
From Eyewear to Silicon: RISC-V for Low-Power AI in Next-Generation Smart Glasses | Marco FariselliRISC-V Travel ScholarshipsRISC-V for the Planet: Open-Source Microprocessors in the Internet of Trees | Zuffo, CostaWhy the industry needs CHERI to be able to meet the EU Cyber Resilience Act | Tariq Kurd, CodasipWorlds first lunar exploration rover using FPGA-based RISC-V processor | Tetsuo YoshimitsuHow NOT To Program an Out-of-order Vector Processor - Dongjie Xie & Chip Kerchner, TenstorrentTristan | Demo Theatre | RISC-V Summit Europe 2026tenstorrent at embedded world 2026Andrea Gallo Meets E4 Computer Engineering @ RISC-V Summit Europe 2026RISC-V Customization After a Tape-out - Zdeněk Přikryl, Codasip & Gareth Baron, MentaAutomated Certification and Benchmarking for RISC-V Architectures - Enrique Pallares, QuintaurisRISC-V: Enabler of an Open Source Hardware Era - Zeeshan Rafique, Usman Institute of Technology
RISC-V International |

From Eyewear to Silicon: RISC-V for Low-Power AI in Next-Generation Smart Glasses | Marco Fariselli

SHARE TO X SHARE TO REDDIT SHARE TO FACEBOOK WALLPAPER