Worlds first lunar exploration rover using FPGA-based RISC-V processor | Tetsuo Yoshimitsu @RISCVInternational
Worlds first lunar exploration rover using FPGA-based RISC-V processor | Tetsuo Yoshimitsu @RISCVInternational
Uploaded July 2026 | Updated September 2026, 2 weeks ago
At RISC-V Summit Europe 2026

--

Tetsuo YOSHIMITSU (ISAS/JAXA)

Tomoyuki HIROSE (Digital Spice Co. Ltd)

Yasuharu KUNII (Chuo University)
Worlds first lunar exploration rover using FPGA-based RISC-V processor | Tetsuo YoshimitsuHow NOT To Program an Out-of-order Vector Processor - Dongjie Xie & Chip Kerchner, TenstorrentTristan | Demo Theatre | RISC-V Summit Europe 2026tenstorrent at embedded world 2026Andrea Gallo Meets E4 Computer Engineering @ RISC-V Summit Europe 2026RISC-V Customization After a Tape-out - Zdeněk Přikryl, Codasip & Gareth Baron, MentaAutomated Certification and Benchmarking for RISC-V Architectures - Enrique Pallares, QuintaurisRISC-V: Enabler of an Open Source Hardware Era - Zeeshan Rafique, Usman Institute of TechnologyPorting SIMD to RISC-V Vectors | Corrected AudioPolarFire SOC and Ecosystem NeedE4 | Demo Theatre | RISC-V Summit Europe 2026Nuclei | Demo Theatre | RISC-V Summit Europe 2026
RISC-V International |

World's first lunar exploration rover using FPGA-based RISC-V processor | Tetsuo Yoshimitsu

SHARE TO X SHARE TO REDDIT SHARE TO FACEBOOK WALLPAPER