Experiments 3.1: Sequential Logic - S-R Latch and a Gated S-R Latch @DerekMolloyatDCU
Experiments 3.1: Sequential Logic - S-R Latch and a Gated S-R Latch  @DerekMolloyatDCU
Uploaded October 2010 | Updated September 2026, 3 weeks ago
This video demonstrates two circuits: First - an S-R Latch that is created using two NOR gates. It can be set or reset using the two inputs on the left hand side and shows how a basic flip-flop works. Second - a gated S-R latch that adds an enable input to the circuit, which must be pressed before the state can be changed. This is one of the first circuits in the EE223 Introduction to Digital and Analogue electronics module at Dublin City University. The associated materials are at: http://www.eeng.dcu.ie/~molloyd/EE223/
Experiments 3.1: Sequential Logic - S-R Latch and a Gated S-R LatchExperiments 2.6: Logic Gates -  3 Line to 8 Line Decoder ExampleArduino: Arduino LCD Tutorial II - A Reaction TimerAVR Programming - AVR Studio Tutorial IntroductionLaboratory 6 OutcomeDigital Electronics: Debouncing a Push Button Switch (SPST)Digital Electronics: Optocoupler | Optoisolator - Driving a high-current CREE XLamp XR-C LEDBeaglebone: C/C++ Programming Introduction for ARM Embedded Linux Development using Eclipse CDTExperiments 5.3: 8x8 LED Dot Matrix Display Tutorial (Red/Green Common Anode) using the ArduinoBeaglebone: Java Setup (JRE), Eclipse and Remote System Explorer (RSE)Experiments 5.1.2: Solution: Arduino Traffic LightsBeaglebone: Introduction to GPIOs - Using Device Tree Overlays under Linux 3.8+
Derek Molloy |

Experiments 3.1: Sequential Logic - S-R Latch and a Gated S-R Latch

SHARE TO X SHARE TO REDDIT SHARE TO FACEBOOK WALLPAPER