Clock Divider - Making an 8 Bit pipelined CPU - Part 79 @weirdboyjim
Clock Divider - Making an 8 Bit pipelined CPU - Part 79 @weirdboyjim
Uploaded August 2020 | Updated September 2026, 1 week ago
In this video I build the 3rd clock source for the main clock/reset circuit. Because I don't yet know exactly how fast this will run I build a clock divider circuit using a pair of 74LS193's to reduce the output of the a 5Mhz crystal oscillator.

This would have been an extra short video, but I go on to tidy some of the wiring up. Replace a mostly redundant latch chip with a simpler 74LS74. I also add a couple of capacitors to bias the start-up state of both the reset and mode selection latches.
Clock Divider - Making an 8 Bit pipelined CPU - Part 79Transfer Register (Completion) - Making an 8 Bit pipelined CPU - Part 5610,000 Subscriber Milestone!Mailbag #1 PCBs and PartsMemory Bridge - Making an 8 Bit pipelined CPU - Part 53Programming Snek - Making an 8 Bit pipelined CPU - Part 81Demo: Rotating Cube On the Homebrew CPU!General Purpose Registers (2: Schematic and PCB Design) - Making an 8 Bit pipelined CPU - Part 26Stack (Push & Pop) - Making an 8 Bit pipelined CPU - Part 61GPIO over SPI over GPIO - IO from Scratch - Part 5Smart Track Vehicle DIY D2-1 KitSDS1202X-E Oscilloscope Unboxing And First Test
James Sharman |

Clock Divider - Making an 8 Bit pipelined CPU - Part 79

SHARE TO X SHARE TO REDDIT SHARE TO FACEBOOK WALLPAPER