ARCANE: Enabling High-Performance In-Cache Tensor Extensions in RISC-V | Flavia Guella @RISCVInternational

ARCANE: Enabling High-Performance In-Cache Tensor Extensions in RISC-V | Flavia Guella @RISCVInternational

Uploaded July 2026 | Updated September 2026, 1 week ago

At RISC-V Summit Europe 2026

--
Flavia Guella, Vincenzo Petrolo, Michele Caon, Guido Masera, Maurizio Martina

ARCANE: Enabling High-Performance In-Cache Tensor Extensions in RISC-V | Flavia Guella

Detect, diagnose, and debug RISC-V systems | Siemens | embedded world 2026

Open Virtual Platforms APIs Enable High Quality, Easily Maintained RISC-V [..] - Lapides, Synopsys

The RISC‑V Isolation Toolbox | Andrew Dellow

Matrix Extension Approaches

RISC-V System-level Certification from Verification Foundations - Adnan Hamid

Community - Nick Brown - at RISC-V Summit NA 2025

Keynote: RISC-V State of the Union - Krste Asanović, Chief Architect, RISC-V International

Albania Is an AI Factory | Kushtrim Shala

The Big-endian RISC-V Linux Adventure - Roan Richmond & Lawrence Hunter, Codethink

Hands-on Introduction to CHERI

Wormhole Card Efficiency

RISC-V International |

ARCANE: Enabling High-Performance In-Cache Tensor Extensions in RISC-V | Flavia Guella