PSMC at Computex 2025: 3.6K×3.6K micro-OLED with SEL, 3D Wafer-on-Wafer DRAM Stack, 24 TB/s AI SoC @charbax
PSMC at Computex 2025: 3.6K×3.6K micro-OLED with SEL, 3D Wafer-on-Wafer DRAM Stack, 24 TB/s AI SoC @charbax
Updated September 2026, 4 days ago
PSMC at Computex 2025: 3.6K×3.6K micro-OLED with SEL, 3D Wafer-on-Wafer DRAM Stack, 24 TB/s AI SoCVESA DSC logo explained: DP2.1 DP54 bandwidth, 4K165 HDR workflows, compression limit, ClearMR 21000BOE Qualcomm video bar, HDMI I/O, triple-lens 48MP, 4K60 ISP/NPU, smart gallery, speaker trackingValcom Wearable Emergency Buttons with LoRa, GPS Tracking and RapidSOS IntegrationQualcomm X Elite Laptops at Computex 2024, with Davinci Resolve, Chrome, ecosystem, performanceSensereo Airo modular air monitor: CO2, PM, TVOC pods over Thread + Matter smart homeFujitsu Post-K ARM Supercomputer, Exascale by 2021Thistle Technologies Edge AI Security, Secure Boot, OTA Updates, Model SigningAdvantech and NXP i.MX 95 Edge AI, OSM Modules, Ubuntu Pro, Long LifecycleWeebit Nano ReRAM for Edge AI, Embedded NVM, Near-Memory Compute and SoC IntegrationAikun at Computex 2025 RGB Hot-Swap Tri-Mode Mechanical Keyboards & Wireless Charging MouseSynaptics Video ICs delivering advanced connection data for PC’s and mobile phones
Charbax |

PSMC at Computex 2025: 3.6K×3.6K micro-OLED with SEL, 3D Wafer-on-Wafer DRAM Stack, 24 TB/s AI SoC

SHARE TO X SHARE TO REDDIT SHARE TO FACEBOOK WALLPAPER