DevCon24 - More than Parallel IO A Logic Analyzer on Chip edited @EspressifSystems

DevCon24 - More than Parallel IO A Logic Analyzer on Chip edited @EspressifSystems

Uploaded September 2024 | Updated September 2026, 1 week ago

1. Introducing to the Parallel IO peripheral and its driver.
2. Introducing the component "esp_probe" and its usage, including its advantages and limitations.
3. Demonstrating how to use the Logic Analyzer example and its real effect.

DevCon24 - More than Parallel IO A Logic Analyzer on Chip edited

DevCon23 - Using ESP-IDF FreeRTOS Functionality Within an ESP32 Arduino Project

ESP-MESH

EDC22 Day 2 Talk 4: ESP Hosted Using ESP32s as a Connectivity Co-processor.

Practical RED DA Compliance – Tools & Real-World Insights

Introduction to Matter

DevCon24 - Introduction to esp serial flasher

DevCon25 - Developing Matter Products with ESP-LowCode

Preparing for RED DA (EN 18031) Compliance

Espressifs Solutions at embedded world 2022

EDC22 Day 2 Talk 13: Generating and Parsing FATFS Images with ESP-IDF

DevCon23 - How Mesh-Lite + RainMaker Cloud Solution Works with Real Use Cases

Espressif Systems |

DevCon24 - More than Parallel IO A Logic Analyzer on Chip edited