AI Acceleration Week: Aris Edge, A Fun Take on Ara DNPUs @NXPDeveloperZone
AI Acceleration Week: Aris Edge, A Fun Take on Ara DNPUs  @NXPDeveloperZone
Uploaded May 2026 | Updated September 2026, 3 weeks ago
AI Acceleration Week Finale: Gateworks + NXP Bring 40 TOPS Edge AI to Mission-Critical Systems (Featuring "Ari")


In the 3rd and final episode of AI Acceleration Week on the EdgeVerse Techcast, co-hosts Kyle Dando and Bridgette Stone are joined by Hailey Terrones from Gateworks to discuss how industrial AI is moving beyond cloud demos into real-world, mission-critical edge systems. They explain the Gateworks–NXP partnership and how Gateworks turns NXP silicon like the i.MX 95 (with EdgeLock security) into deployment-ready, USA-made industrial SBCs that speed time to market and support long lifecycles and customization. The episode highlights AI acceleration at the edge using the NXP Ara240 discrete NPU (40 TOPS) as an M.2 module to offload inference, improve latency, power efficiency, privacy, and future-proof upgrades for robotics, automation, drones, smart energy, and critical infrastructure. A humorous segment features "Ari," an AI agent, answering audience-style questions in real time.


Episode Resources:


• GW16168 USA-Made M.2 AI Accelerator | NXP Ara240 DNPU (eur01.safelinks.protection.outlook.com/?url=https%3A%2F%2Fwww.gateworks.com%2Fproducts%2Fgw16168-m2-ai-accelerator-usa-made%2F&data=05%7C02%7Ckyle.dando%40nxp.com%7Cc365d8218cd64e54843608debc3ed963%7C686ea1d3bc2b4c6fa92cd99c5c301635%7C0%7C0%7C639155175285594666%7CUnknown%7CTWFpbGZsb3d8eyJFbXB0eU1hcGkiOnRydWUsIlYiOiIwLjAuMDAwMCIsIlAiOiJXaW4zMiIsIkFOIjoiTWFpbCIsIldUIjoyfQ%3D%3D%7C0%7C%7C%7C&sdata=4wnlXMKM89a2mEhQvi0BuGXBEuIlnAu0OvH3ldLRLws%3D&reserved=0)

• GW11062-1 NXP Ara240 DNPU + i.MX95 SBC Development Kit (eur01.safelinks.protection.outlook.com/?url=https%3A%2F%2Fwww.gateworks.com%2Fproducts%2Fsingle-board-computer-development-kits%2Fgw11062-1-nxp-ara240-dnpu-imx95-sbc-dev-kit%2F&data=05%7C02%7Ckyle.dando%40nxp.com%7Cc365d8218cd64e54843608debc3ed963%7C686ea1d3bc2b4c6fa92cd99c5c301635%7C0%7C0%7C639155175285615646%7CUnknown%7CTWFpbGZsb3d8eyJFbXB0eU1hcGkiOnRydWUsIlYiOiIwLjAuMDAwMCIsIlAiOiJXaW4zMiIsIkFOIjoiTWFpbCIsIldUIjoyfQ%3D%3D%7C0%7C%7C%7C&sdata=mJqEKdBKjj3SKviepnFGbVfF99POPRpMOH0vJPQiCfM%3D&reserved=0) (Includes GW16168, iMX95 Catalina SBC, JTAG Programmer, power supply and accessory cables)

• Gateworks Ara240 DNPU AI Accelerator Software Wiki (eur01.safelinks.protection.outlook.com/?url=https%3A%2F%2Ftrac.gateworks.com%2Fwiki%2Fexpansion%2Fgw16168&data=05%7C02%7Ckyle.dando%40nxp.com%7Cc365d8218cd64e54843608debc3ed963%7C686ea1d3bc2b4c6fa92cd99c5c301635%7C0%7C0%7C639155175285628010%7CUnknown%7CTWFpbGZsb3d8eyJFbXB0eU1hcGkiOnRydWUsIlYiOiIwLjAuMDAwMCIsIlAiOiJXaW4zMiIsIkFOIjoiTWFpbCIsIldUIjoyfQ%3D%3D%7C0%7C%7C%7C&sdata=BARzCx1NA8FtQ1tB80T2%2FyHGAnByYgiy0hTpwlX%2BXDw%3D&reserved=0)


00:00 Welcome to EdgeVerse


01:18 Meet GateWorks


02:00 Introducing Ari Agent


02:29 GateWorks NXP Partnership


03:48 Edge AI With Ara240


04:36 Q&A Game Setup


05:36 Why Choose i.MX 95 SBC


08:22 Why Add Ara240 DNPU


12:30 Real World Use Cases


13:29 How to Get Started


14:11 Wrap Up and Subscribe
AI Acceleration Week: Aris Edge, A Fun Take on Ara DNPUsFrom PDFs to HTML: The NXP Documentation TransformationJacob Beningo on Zephyr, FRDM Boards, and the Future of Embedded DevelopmentBridging Protocols: NXPs Path to Seamless Interoperability4 Key Functions of a Battery Management System (BMS) ExplainedHow to Detect and Prevent Smart Card Fraud with MIFARE’s Transaction MAC FeatureWhat is Bluetooth Channel Sounding?What Is CAN Signal Improvement? Unlocking Faster, Scalable CAN FD NetworksHow to Use NFC to Authenticate Accessories and Prevent CounterfeitsApplication Code Hub: Easy Coding Recipes for Faster InnovationNXP at Computex 2026: Bringing AI into the Real World: The Future of Physical IntelligenceThe Real World Has No Undo Button
NXP Developer Zone |

AI Acceleration Week: Ari's Edge, A Fun Take on Ara DNPUs

SHARE TO X SHARE TO REDDIT SHARE TO FACEBOOK WALLPAPER