Uploaded July 2024 | Updated September 2026, 11 hours ago

---

Jeremy presents about his project to test #Costas Loop quality and stability for the Minimum Shift Key #FPGA #VHDL components. He also comments on Remote Labs spectrum analyzer access difficulties in a high latency environment.