Uploaded November 2025 | Updated September 2026, 2 weeks ago
2025 US LLVM Developers' Meeting
llvm.org/devmtg/2025-10
------
Title: Generating efficient CPU code with MLIR for scalable vector extensions in an end-to-end case study
Speakers: Ege Beysel, Andrzej Warzyński
------
Slides: llvm.org/devmtg/2025-10/slides/quick_talks/beysel_warzynski.pdf
-----
This talk demonstrates how to generate efficient CPU code for AI workloads using IREE's MLIR-based compiler infrastructure with emphasis on ARM's Scalable Vector and Matrix Extensions (SVE and SME). We explore the integration of SVE and SME code generation into IREE, covering compilation strategies, vectorization techniques, and targeting two AI centric architecture features, namely FEAT_BF16 and FEAT_I8MM.
-----
Videos Edited by Bash Films: BashFilms.com
2025 US LLVM Developers' Meeting
llvm.org/devmtg/2025-10
------
Title: Generating efficient CPU code with MLIR for scalable vector extensions in an end-to-end case study
Speakers: Ege Beysel, Andrzej Warzyński
------
Slides: llvm.org/devmtg/2025-10/slides/quick_talks/beysel_warzynski.pdf
-----
This talk demonstrates how to generate efficient CPU code for AI workloads using IREE's MLIR-based compiler infrastructure with emphasis on ARM's Scalable Vector and Matrix Extensions (SVE and SME). We explore the integration of SVE and SME code generation into IREE, covering compilation strategies, vectorization techniques, and targeting two AI centric architecture features, namely FEAT_BF16 and FEAT_I8MM.
-----
Videos Edited by Bash Films: BashFilms.com










